CSCE 313 - Exam I
CSCE 313
CSCE 313
13
0.0 (0)
Fichier Détails
| Cartes-fiches | 13 |
|---|---|
| Langue | English |
| Catégorie | Informatique |
| Niveau | Université |
| Crée / Actualisé | 23.02.2020 / 24.02.2020 |
| Attribution de licence | Non précisé |
| Lien de web |
https://card2brain.ch/box/20200223_csce_313_exam_i
|
| Intégrer |
<iframe src="https://card2brain.ch/box/20200223_csce_313_exam_i/embed" width="780" height="150" scrolling="no" frameborder="0"></iframe>
|
After handling a fault successfully, the CPU
goes (when it does go back) to the instruction
immediately after the faulting one.
Interrupts are asynchronous events.
Memory limit protection (within a private
address space using base and bound) is
implemented in the hardware instead of
software.
Memory limit protection checks are only
performed in the User mode
Translation Look-aside Buffer (TLB) is a
cache for popular (i.e., recently used) page
table entries.
Divide by 0 is an example of a fault.
Every process has its own page table.
A process cannot access its own page table.
